
Schematic Diagrams
Penryn (Socket-P) CPU 2/2 B - 5
B.Schematic Diagrams
Penryn (Socket-P) CPU 2/2
C3 5
.1U _10V_X7R_04
C395
.01U_16V_X7R_04
C32
.01U_16V_X7R_04
C23
1U_6.3V_04
VCORE
H_VID4 33
C41
1U_6.3V_04
20mils
C391
1U_6.3V_04
VS SSENSE
VS SSENSE 33
C422
22U_6.3V_08
VCCSENSE 33
VCORE
Route VCCSENSE and
VSSSENSE traces at 27.4Ohm
with 50 mil spacing.
Place PU and PD within 1
inch of CPU.
H_VID0 33
C30
.1U _10V_X7R_04
C31
1U_6.3V_04
C45
.1U_10V_X7R_04
C38
1U_6.3V_04
C33
22U_6.3V_08
H_VID3 33
C398
.1U_10V_X7R_04
C388
22U_6.3V_08
80mils
C377
22U_6.3V_08
VCORE
H_VID6 33
C430
.01U_16V_X7R_04
C414
22U_6.3V_08
C389
.01U_16V_X
H_VID1 33
V CCS ENSE
C46
.1U_10V_X7R_04
VCOR E
C393
.1U _10V_X7R_ 04
C44
22U_6.3V_08
C40
10U_10V_08
C424
22U_6.3V_08
C27
10U_10V_08
H_VID2 33
Layout not e:
C29
1U_6.3V_04
PLACE AS CLOSE
AS POSSIBLE TO
THE CPU VCCA PIN
VCORE
+
C399
*470U_2.5V_D
H_VID5 33
R261
100_1%_06
C24
1U_6.3V_04
C392
.1U_10V_X7R_04
NEAR CPU PIN
C378
22U_6.3V_08
C36
10U_10V_08
+
C4 0 6
470U_2.5V_D
C428
10U_10V_08
C26
.01U_16V_X7R_04
C48
1U_6.3V_04
VCOR E
Layout note :
1. 5 V S
C417
22U_6.3V_08
C396
.1U_10V_X7R_04
C400
.01U_16V_X7R_04
U13C
Penryn
.
A7
A9
A10
A12
A13
A15
A17
A18
A20
B7
B9
B10
B12
B14
B15
B17
B18
B20
C9
C10
C12
C13
C15
C17
C18
D9
D10
D12
D14
D15
D17
D18
E7
E9
E10
E12
E13
E15
E17
E18
E20
F7
F9
F10
F12
F14
F15
F17
F18
F20
AA 7
AA 9
AA10
AA12
AA13
AA15
AA17
AA18
AA20
AB 9
AC10
AB10
AB12
AB14
AB15
AB17
AB18
AB20
AB7
AC7
AC9
AC12
AC13
AC15
AC17
AC18
AD7
AD9
AD10
AD12
AD14
AD15
AD17
AD18
AE9
AE10
AE12
AE13
AE15
AE17
AE18
AE20
AF9
AF10
AF12
AF14
AF15
AF17
AF18
AF20
B26
J6
K6
M6
J21
K21
M21
N21
N6
R21
R6
T21
T6
V21
W21
AF7
AD6
AF5
AE5
AF4
AE3
AF3
AE2
AE7
C26
G21
V6
VCC[001]
VCC[002]
VCC[003]
VCC[004]
VCC[005]
VCC[006]
VCC[007]
VCC[008]
VCC[009]
VCC[010]
VCC[011]
VCC[012]
VCC[013]
VCC[014]
VCC[015]
VCC[016]
VCC[017]
VCC[018]
VCC[019]
VCC[020]
VCC[021]
VCC[022]
VCC[023]
VCC[024]
VCC[025]
VCC[026]
VCC[027]
VCC[028]
VCC[029]
VCC[030]
VCC[031]
VCC[032]
VCC[033]
VCC[034]
VCC[035]
VCC[036]
VCC[037]
VCC[038]
VCC[039]
VCC[040]
VCC[041]
VCC[042]
VCC[043]
VCC[044]
VCC[045]
VCC[046]
VCC[047]
VCC[048]
VCC[049]
VCC[050]
VCC[051]
VCC[052]
VCC[053]
VCC[054]
VCC[055]
VCC[056]
VCC[057]
VCC[058]
VCC[059]
VCC[060]
VCC[061]
VCC[062]
VCC[063]
VCC[064]
VCC[065]
VCC[066]
VCC[067]
VCC[068]
VCC[069]
VCC[070]
VCC[071]
VCC[072]
VCC[073]
VCC[074]
VCC[075]
VCC[076]
VCC[077]
VCC[078]
VCC[079]
VCC[080]
VCC[081]
VCC[082]
VCC[083]
VCC[084]
VCC[085]
VCC[086]
VCC[087]
VCC[088]
VCC[089]
VCC[090]
VCC[091]
VCC[092]
VCC[093]
VCC[094]
VCC[095]
VCC[096]
VCC[097]
VCC[098]
VCC[099]
VCC[100]
VCCA[01]
VCCP[03]
VCCP[04]
VCCP[05]
VCCP[06]
VCCP[07]
VCCP[08]
VCCP[09]
VCCP[10]
VCCP[11]
VCCP[12]
VCCP[13]
VCCP[14]
VCCP[15]
VCCP[16]
VCCSENSE
VID [0]
VID [1]
VID [2]
VID [3]
VID [4]
VID [5]
VID [6]
VSS SENSE
VCCA[02]
VCCP[01]
VCCP[02]
C401
22U_6.3V_08
C25
1U_6.3V_04
1.5VS10,15,16,18,19,20,25,28
C28
.1U_10V_X7R_04
VCORE
EM I
C407
1U_6.3V_04
R259
100_1%_06
+VCCP = 1.05V (0.997V~1.102V)
C4 9
1U_6.3V_04
C3 9
.1U _10V_ X7R_04
C34
.01U_16V_X7R_04
1.05VS
6-11-4771P-DB6
H=1.9 (ESR9)
1.05VS2,3,5,7,10,15,18,28,29
C373
10U_10V_08
C404
10U_10V_08
C370
10 U _ 10 V _ 0 8
TO POWER PAGE
1.05VS
VCOR E29,33
C47
10U_10V_08
C418
10U_10V_08
C376
10 U _ 10 V _ 0 8
U13D
Penry n
.
P6
AE11
A8
A11
A14
A16
A19
A23
AF2
B6
B8
B11
B13
B16
B19
B21
B24
C5
C8
C1 1
C1 4
C1 6
C1 9
C2
C2 2
C2 5
D1
D4
D8
D1 1
D1 3
D1 6
D1 9
D2 3
D2 6
E3
E6
E8
E11
E14
E16
E19
E21
E24
F5
F8
F11
F13
F16
F19
F2
F22
F25
G4
G1
G2 3
G2 6
H3
H6
H2 1
H2 4
J2
J5
J2 2
J2 5
K1
K4
K23
K26
L3
L6
L2 1
L2 4
M2
M5
M2 2
M2 5
N1
N4
N2 3
N2 6
P3 A25
AF21
AF19
AF16
AF13
AF11
AF8
AF6
A2
AE26
AE23
AE19
P21
P24
R2
R5
R22
R25
T1
T4
T23
T26
U3
U6
U21
U24
V2
V5
V22
V25
W1
W4
W23
W26
Y3
Y21
Y24
AA2
AA5
AA8
AA11
AA14
AA16
AA19
AA22
AA25
AB1
AB4
AB8
AB11
AB13
AB16
AB19
AB23
AB26
AC3
AC6
AC8
AC11
AC14
AC16
AC19
AC21
AC24
AD2
AD5
AD8
AD11
AD13
AD16
AD19
AD22
AD25
AE1
AE4
Y6
A4
AE14
AE16
AE8
AF25
VSS[082]
VSS[148]
VSS[002]
VSS[003]
VSS[004]
VSS[005]
VSS[006]
VSS[007]
VSS[008]
VSS[009]
VSS[010]
VSS[011]
VSS[012]
VSS[013]
VSS[014]
VSS[015]
VSS[016]
VSS[017]
VSS[018]
VSS[019]
VSS[020]
VSS[021]
VSS[022]
VSS[023]
VSS[024]
VSS[025]
VSS[026]
VSS[027]
VSS[028]
VSS[029]
VSS[030]
VSS[031]
VSS[032]
VSS[033]
VSS[034]
VSS[035]
VSS[036]
VSS[037]
VSS[038]
VSS[039]
VSS[040]
VSS[041]
VSS[042]
VSS[043]
VSS[044]
VSS[045]
VSS[046]
VSS[047]
VSS[048]
VSS[049]
VSS[050]
VSS[051]
VSS[052]
VSS[053]
VSS[054]
VSS[055]
VSS[056]
VSS[057]
VSS[058]
VSS[059]
VSS[060]
VSS[061]
VSS[062]
VSS[063]
VSS[064]
VSS[065]
VSS[066]
VSS[067]
VSS[068]
VSS[069]
VSS[070]
VSS[071]
VSS[072]
VSS[073]
VSS[074]
VSS[075]
VSS[076]
VSS[077]
VSS[078]
VSS[079]
VSS[080]
VSS[081] VSS[162]
VSS[161]
VSS[160]
VSS[159]
VSS[158]
VSS[157]
VSS[156]
VSS[155]
VSS[154]
VSS[153]
VSS[152]
VSS[151]
VSS[083]
VSS[084]
VSS[085]
VSS[086]
VSS[087]
VSS[088]
VSS[089]
VSS[090]
VSS[091]
VSS[092]
VSS[093]
VSS[094]
VSS[095]
VSS[096]
VSS[097]
VSS[098]
VSS[099]
VSS[100]
VSS[101]
VSS[102]
VSS[103]
VSS[104]
VSS[105]
VSS[107]
VSS[108]
VSS[109]
VSS[110]
VSS[111]
VSS[112]
VSS[113]
VSS[114]
VSS[115]
VSS[116]
VSS[117]
VSS[118]
VSS[119]
VSS[120]
VSS[121]
VSS[122]
VSS[123]
VSS[124]
VSS[125]
VSS[126]
VSS[127]
VSS[128]
VSS[129]
VSS[130]
VSS[131]
VSS[132]
VSS[133]
VSS[134]
VSS[135]
VSS[136]
VSS[137]
VSS[138]
VSS[139]
VSS[140]
VSS[141]
VSS[142]
VSS[143]
VSS[144]
VSS[145]
VSS[146]
VSS[106]
VSS[001]
VSS[149]
VSS[150]
VSS[147]
VSS[163]
C416
1U_6.3V_04
VCORE
C372
10U_10V_08
PLACE NEAR CPU
1.05VS
C37
.1U_10V_X7R_04
Sheet 5 of 48
Penryn (Socket-P)
CPU 2/2
Kommentare zu diesen Handbüchern